Breakthrough in logic verification. Funded by very experienced people from EDA
Develops software which aids your ASIC flow from design through verification.
The Spyglass suite of tools uses predictive analysis technique that performs structural analysis on...
An Open Source interactive simulator frontend for Verilog and VHDL circuit simulation.
Offers design services in the area of FPGA design, Embedded Design, PCB Design and ASIC design.